MVSFORUMS.com
A Community of and for MVS Professionals
FAQ
Search
Quick Manuals
Register
Profile
Log in to check your private messages
Log in
Search found 1 match
MVSFORUMS.com Forum Index
Author
Message
Topic:
CPU-Time discrepancies from a DVIPA'd route into a CICSPLEX
olly
Replies:
0
Views:
1167
Forum:
CICS and Middleware
Posted: Fri May 18, 2007 5:22 am Subject:
CPU-Time discrepancies from a DVIPA'd route into a CICSPLEX
Hi,
Just wondered if anyone knows why there may be inconsistencies from the cpu-time of several CICS regions in a CICSPLEX from a DVIPA'd route. At present we have 20 CICS regions in a CICSPLEX sprea ...
Page
1
of
1
All times are GMT - 5 Hours
Jump to:
Select a forum
Announcements
----------------
MVSFORUMS - Announcements
Help Boards
----------------
Application Programming
Database
Utilities
Job Control Language(JCL)
CICS and Middleware
IMS
TSO and ISPF
Data Management
Problem Determination
Mainframe Challenge
About Mvsforums
Other Technical Topics
Related Non-Technical Topics
Interview Q & A
General
----------------
Tools and Downloads
IT News
Technical FAQ (Tips)
----------------
Programming Languages
DB2/IMS
JCL/SORT
TSO and ISPF
MVSFORUMS
Powered by
phpBB
© 2001, 2005 phpBB Group